IC verification process

ASIC Development Process

650) This. width = 650; "src =" http://s3.51cto.com/wyfs02/M00/4C/8B/wKiom1Q_kSrR8ctgABMd-DGnpWo999.bmp "Title =" Unnamed .bmp "alt =" wKiom1Q_kSrR8ctgABMd-DGnpWo999.bmp "/>

Logical Development Process

650) This. width = 650; "src =" http://s3.51cto.com/wyfs02/M02/4C/8C/wKioL1Q_kaihVuQLAAGIH0Zl2Cs744.jpg "Title =" Unnamed. jpg "alt =" wkiol1q_kaihvuqlaagih0zl2cs744.jpg "/>

ASIC backend knowledge

In ASIC design, requirements analysis, system design, module design coding, RTL simulation, and other processes are usually called front-end design.

It has nothing to do with the vendor, and the comprehensive function verification, Timing Verification, floorplan, electrical function, layout, and so on related to the vendor are called

End Design. The backend design mentioned here generally has four key points: 85% network table stage, 95% network table stage, 100% network table level, and signoff.

650) This. width = 650; "src =" http://s3.51cto.com/wyfs02/M00/4C/8C/wKioL1Q_kkjAmTwGAADQrRDQPfc135.jpg "Title =" Unnamed. jpg "alt =" wkiol1q_kkjamtwgaadqrrdqpfc135.jpg "/>

V & V model of logical design process

650) This. width = 650; "src =" http://s3.51cto.com/wyfs02/M02/4C/8B/wKiom1Q_kmuinZyUABVv-EDVN7I821.bmp "Title =" Unnamed .bmp "alt =" wKiom1Q_kmuinZyUABVv-EDVN7I821.bmp "/>

This article is from the "ic verification home" blog. For more information, contact the author!

IC verification process