UART sub-frequency lock register divisor latches register

Source: Internet
Author: User
  • Frequency lock register (urdlm and urdll)

Urrbr, urthr, and urdll share the same address.When the dlab bit of the urlcr register is 1All accesses to the shared address are urdll; when the dlab bit of the urlcr register is 0, the read operation on the shared address will access urrbr (receiver er buffer register), and the write operation on the shared address will access urthr (transmitter holding register ).

Urier and urdlm share the same address. When the dlab bit of the urlcr register is 1, All accesses to the shared address are urdlm; when the dlab bit of the urlcr register is 0, all accesses to the shared address are urier (Interrupt enable register );

In addition, urdlm and urdll have their own exclusive addresses. If you use their exclusive addresses, You can reset the dlab bit of the urlcr register so that the shared address points to urrbr by default, urthr and urier registers.

The structures of urdlm and urdll are as follows:

Contact Us

The content source of this page is from Internet, which doesn't represent Alibaba Cloud's opinion; products and services mentioned on that page don't have any relationship with Alibaba Cloud. If the content of the page makes you feel confusing, please write us an email, we will handle the problem within 5 days after receiving your email.

If you find any instances of plagiarism from the community, please send an email to: info-contact@alibabacloud.com and provide relevant evidence. A staff member will contact you within 5 working days.

A Free Trial That Lets You Build Big!

Start building with 50+ products and up to 12 months usage for Elastic Compute Service

  • Sales Support

    1 on 1 presale consultation

  • After-Sales Support

    24/7 Technical Support 6 Free Tickets per Quarter Faster Response

  • Alibaba Cloud offers highly flexible support services tailored to meet your exact needs.