convert c to mips

Reprinted from http://blog.csdn.net/gujing001/article/details/8476685 MIPS Universal Register MIPS has 32 general-purpose registers ($0-$31), the functions of each register and the use of the assembly procedures are as follows: The following table describes the aliases and uses of 32 universal registers REGISTER NAME USAGE $ $zero Constant 0 (constant value 0)

Instruction length and number of registersAll MIPS commands are 32-bit, and the Instruction format is simple. Unlike x86, The x86 instruction length is not fixed. Take 80386 as an example,The instruction length can be 1 byte (for example, push) to 17 bytes.CodeThe density is high, so the MIPs binary file is about 20% ~ larger than that of X86 ~ 30%. Fixed-length commands and formatsThe simple advantage is t

Http://blogold.chinaunix.net/u1/40363/showart_434186.htmlchapter I MIPS CPU Architecture Overview Chen Huai Lin 1. Preface This article introduces the MIPS architecture, focusing on its register conventions, MMU and storage management, exception and interrupt handling, and so on. Through this article, we hope to provide a basic concept of contour for readers who are interested in

I will upload my new book, "Write My Own processor" (not yet published), today is the third article. I try four articles a week.MIPS instruction set architecture since the advent of the 80 's. has been upgrading, from the initial MIPS I to MIPS V, to support the expansion module MIPS32, MIPS64 series, and integrated code compression technology microMIPS32, microMIPS64. Each

After OpenWrt compiles the tool chain and SDK, you may have the following error: zchx@zchx-system-product-name:~$ mips-openwrt-linux-g++ mips-openwrt-linux-uclibc-g++.bin:environment Variable " Staging_dir "Not defined The solution is simple, that is, compile the SDK also choose to compile, in the compiled SDK, including the tool chain. The tool chain here will not be an error. Good time.Zchx@zchx-system-p

Http://blog.csdn.net/menuconfig/archive/2007/08/23/1756082.aspx This chapter will show you how to read and write the assembly code under the MIPs system. The MIPs assembly code looks very different from the actual code because of the following reasons: 1. MIPS assembler compiler provides a large number of predefined macro commands (extra macro-instruction ). Th

Structure and long design cycle. (7) user use:ProcessorSimple structure, regular instructions, easy to grasp, easy to learn and use; CISC microProcessorComplex Structure, powerful functions, and easy to implement special functions. (8) Application Scope: due to the determination of the Proteus command system and the specific application fields, it is more suitable for dedicated machines, while CISC is more suitable for general machines. Ii. x86, arm, MIPSArchitecture X86, arm, and

This part of the record is kernel upgrade, before on the FPGA ran 2.6.29 kernel to verify the function of some IP.The source code for Android from Google's website is not part of the kernel, and kernel needs to be downloaded separately.A version of 3.0.72 was found after downloading from Google.So the record here is the process of kernel upgrading from 2.6.29.4 to 3.0.72.The first idea is to find a 3.0 on the MIPS architecture of the config file, and

When learning, how to toss all the line. Or you want to debug the Uboot first, familiar with the MIPS START process, and then go to Win7 to try to write a few small programs.---------------Linux below:sudo DNF install glibc.i686Then go to https://sourcery.mentor.com/GNUToolchain/release3136, download a MIPS-ELF-GCCInstallation:./mips-2015.11-33-

"NetEase technology News" June 16, the Chinese self-developed CPU godson recently obtained MIPS authorization. MIPS Technologies Monday, the Institute of Computing Technology of the Chinese Academy of Sciences (MIPS32) has obtained the authorization of the MIPS64 architecture, which will be used to develop the godson CPU. The pain of the godson, card at the patent gateway "The godson's supporters hope one

Tags: lips ima download round white app C + + nested follow1. Overview: This project needs to operate the embedded database SQLite on multiple platforms (MIPS must support), while the newest Sqlite-jdbc-3.15.1.jar Local drive contains only a small number of platforms, thus solving the support MIPS platform is really necessary. There are many ways to do this, specifically as follows. 1.1 SQLite three ty

MIPs has 32 General registers ($0-$31). The functions of each register and the usage conventions in assembler are as follows: The following table describes the aliases and usage of 32 general-purpose registers. ; Register Name Usage $0 $ Zero Constant 0 (constant value 0) $1 $ Reserved for reserver) $2-$3 $ V0-$ V1 Function call return value (values for results and expression evaluation)

The difference between Ioremap and ioremap_cachable in Linux (MIPS architecture) In Arch/mips/include/asm/io.h/** Ioremap-map bus memory to CPU space* @offset: Bus address of the memory* @size: Size of the resource to map** Ioremap performs a platform specific sequence of operations to* Make bus memory CPU accessible via the readb/readw/readl/writeb/* Writew/writel functions and the other Mmio helpers. Th