Duty Cycle, power distribution, and edge distribution

From Baidu

 

Duty Cycle
The duty cycle (Duty Cycle) has the following meanings in the telecom field:
In a string of ideal pulse sequences (such as square waves), the ratio of the duration of the Positive pulse to the total cycle of the pulse.
For example, if the pulse width is 1 μs, the duty cycle of the pulse sequence in the signal cycle is 0.25.
The ratio of the time occupied by the pulse to the total time in a continuous working period.
In the CVSD modulation (Continuously Variable Slope Delta Modulation), the average ratio of bit "1" (incomplete ).
The ratio of occurrence time to total time in cyclic phenomena.
In Chinese idioms, the load cycle can be described as "one day for fishing and three days for drying". The load cycle is 0.25.
The duty cycle is the ratio of the cycle time occupied by the high level to the whole cycle time. From birth,
Edge trigger refers to a high-level conversion to a low-level conversion, or a flip conversion. This conversion process triggers an action.
The rising edge, as the name suggests, is the moment when the low-level to the high-level conversion, such
_______
____/. In this figure, the/part is the rising edge,

______
/_____. In this figure, the/part is the descent edge.

The level is the voltage, the high level is the high voltage, and the low level is the low voltage.
High-level triggering is triggered when the voltage is high.
Edge triggering is triggered when the voltage changes from high to low or from low to high.
The rising edge is triggered when the voltage changes from low to high.
The descent edge is triggered when the voltage changes from high to low.

Edge trigger: the rising edge and the falling edge, which have been learned during the learning of digital power. In short, it is the moment when the level changes.

Level Trigger: generally refers to the low level, that is, the whole time after the level changes to low.

If it is triggered by a descent edge, it is triggered when the transition from high to low levels. Low-level persistence occurs only once.

If it is triggered at a low level, the interruption remains valid during the low level. If the program is exited before the level is restored, the program is interrupted again after the system exits. As long as you do not exit, it will not be triggered repeatedly. My approach is to disable the interrupt before exiting, and enable it when it is available later.